

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Previously Presented) A system for mitigating line-edge roughness on a semiconductor device, comprising:
 - a monitoring component that monitors information associated with an original distance of a photoresist and line-edge roughness on a photoresist;
 - a non-lithographic shrink component comprising at least one of a chemical component, a shrink enhancement component that shrinks a gate channel, or a thermal component that applies heat to the photoresist to a point for causing the photoresist to just enter a liquid phase to mitigate line-edge roughness, which in turn increases a distance between gates and decreases a thickness of the photoresist layer; and
 - a trim etch component is utilized to mitigate the increased distance between the gates by removing excess resist material resulting from the non-lithographic component so as to restore the original distance of the photoresist.
2. (Cancelled).
3. (Previously Presented) The system of claim 1, the monitoring component comprising at least one of a scatterometry system and a Scanning Electron Microscopy system.
4. (Previously Presented) The system of claim 1, further comprising a processor that processes data associated with the an original distance of a photoresist and line-edge roughness on a photoresist.
5. (Previously Presented) The system of claim 4, the processor comprising an

artificial intelligence component that facilitates making inferences regarding mitigating line-edge roughness on a photoresist and restoring an original distance of a photoresist.

6. (Original) The system of claim 5, the artificial intelligence component comprising at least one of a support vector machine, a neural network, an expert system, a Bayesian belief network, fuzzy logic, and a data fusion engine.

7. (Previously Presented) The system of claim 1, further comprising a memory component that stores data associated with mitigating line-edge roughness on a photoresist and restoring an original distance of a photoresist.

8. (Original) The system of claim 7, the memory component comprising at least one of volatile and non-volatile memory.

9. (Cancelled)

10. (Previously Presented) A method for mitigating line-edge roughness on a semiconductor device, comprising:

determining whether line-edge roughness is extant on a patterned photoresist;
style="padding-left: 40px;">employing a non-lithographic shrink technique comprising at least one of a chemical technique, an expansion technique, a shrink enhancement technique that shrinks a gate channel, or a thermal technique to heat a photoresist to a point for causing the photoresist to just enter a liquid phase to mitigate line-edge roughness, which in turn increases a distance between gates and decrease a thickness of the photoresist layer; and
style="padding-left: 40px;">employing a trim etch technique to mitigate the increased distance between the gates by removing excess resist material resulting from the non-lithographic component so as to restore an original distance of the photoresist.

11. (Previously presented) The method of claim 10, further comprising processing information associated with photoresist line status.

12. (Previously presented) The method of claim 10, further comprising making inferences regarding photoresist line status.
13. (Previously presented) The method of claim 10, further comprising storing information associated with photoresist line status.
14. (Previously presented) The method of claim 10, the presence of line-edge roughness is determined *via* employing at least one of a scatterometry technique and Scanning Electron Microscopy.
15. (Cancelled)
16. (Previously Presented) The method of claim 10, further comprising generating feedback data that facilitates controlling at least one parameter associated with at least one of line-edge roughness mitigation and critical dimension maintenance.
17. (Previously Presented) A system for mitigating line-edge roughness on a semiconductor device, comprising:
 - means for determining critical dimensions and line-edge roughness on a photoresist;
 - means for employing a non-lithographic shrink technique comprising at least one of a chemical technique, an expansion technique, a shrink enhancement technique that shrinks a gate channel, or a thermal technique to heat a photoresist to a point for causing the photoresist to just enter a liquid phase to mitigate line-edge roughness, which in turn increases a distance between gates and decreases a thickness of the photoresist layer; and
 - means for removing excess resist material resulting from the non-lithographic shrink technique to restore an original distance of the photoresist.
18. (Original) The system of claim 17, further comprising means for monitoring photoresist line status.

19. (Original) The system of claim 17, further comprising means for processing information associated with photoresist line status.
20. (Original) The system of claim 17, further comprising means for storing information associated with photoresist line status.
21. (Original) The system of claim 17, further comprising means for making inferences related to photoresist line status.
22. (Previously Presented) The system of claim 17, the means for mitigating line-edge roughness comprising means for performing a non-lithographic technique.
23. (Original) The system of claim 17, the means for trimming excess resist material comprising means for performing a trim etch.
24. (Previously presented) The method of claim 10, the trim etch technique recaptures an original target critical dimension, the original target critical dimension extant on the photoresist before employing the non-lithographic shrink technique.